Regviz

Microchip Technology /ATSAMD21E17DU /SYSCTRL /PCLKSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PCLKSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMD21E17DU/SYSCTRL/PCLKSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (XOSCRDY)XOSCRDY 0 (XOSC32KRDY)XOSC32KRDY 0 (OSC32KRDY)OSC32KRDY 0 (OSC8MRDY)OSC8MRDY 0 (DFLLRDY)DFLLRDY 0 (DFLLOOB)DFLLOOB 0 (DFLLLCKF)DFLLLCKF 0 (DFLLLCKC)DFLLLCKC 0 (DFLLRCS)DFLLRCS 0 (BOD33RDY)BOD33RDY 0 (BOD33DET)BOD33DET 0 (B33SRDY)B33SRDY 0 (DPLLLCKR)DPLLLCKR 0 (DPLLLCKF)DPLLLCKF 0 (DPLLLTO)DPLLLTO

Description

Power and Clocks Status

Fields

XOSCRDY

XOSC Ready
XOSC32KRDY

XOSC32K Ready
OSC32KRDY

OSC32K Ready
OSC8MRDY

OSC8M Ready
DFLLRDY

DFLL Ready
DFLLOOB

DFLL Out Of Bounds
DFLLLCKF

DFLL Lock Fine
DFLLLCKC

DFLL Lock Coarse
DFLLRCS

DFLL Reference Clock Stopped
BOD33RDY

BOD33 Ready
BOD33DET

BOD33 Detection
B33SRDY

BOD33 Synchronization Ready
DPLLLCKR

DPLL Lock Rise
DPLLLCKF

DPLL Lock Fall
DPLLLTO

DPLL Lock Timeout

Links

()

Register License

Copyright © 2018 Microchip Technology Inc.

SPDX-License-Identifier: Apache-2.0

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data